WHAT IS CLAIMED IS:

1. A system containing an N-word sequence of single-word and double-word instructions and an instruction decoder, wherein the double-word instructions comprise a marker bit pattern, and wherein the instruction decoder comprises logic for implementing a binary decision tree representing every combination of single-word and double-word instructions possible for the N-word sequence and identifying each marker bit pattern combination that corresponds to a unique combination of single-word and double-word instructions.

10

5

2. The system as recited in claim 1, further comprising a microprocessor, such that the instruction decoder is contained within the microprocessor and such that each unique combination of single-word and double-word instructions in the N-word sequence is executable by the microprocessor.

15

3. The system as recited in claim 2, further comprising a memory and a cache, wherein the N-word instruction sequence is transferred from the memory to the cache in response to the microprocessor requesting a specific single-word or double-word instruction present within the N-word sequence.

20

- 4. The system as recited in claim 3, wherein each word in the N-word sequence corresponds to one of a series of N consecutive memory addresses.
- 5. The system as recited in claim 4, wherein the instruction decoder is further
 adapted to identify the corresponding address of at least one single-word or double-word instruction within each unique combination of single-word and double-word instructions in the N-word sequence.

15

6. The system as recited in claim 4, wherein the instruction decoder is further adapted to identify the corresponding address of at least one single-word or double-word instruction within a unique combination of single-word and double-word instructions having addresses prior to that of the instruction requested by the microprocessor.

5

- 7. The system as recited in claim 2, wherein the microprocessor further comprises a pipeline, into which single-word and double-word instructions from the N-word sequence pass in order to be executed by the microprocessor.
- 10 8. The system as recited in claim 1, wherein the marker bit pattern is part of the op code of each double-word instruction.
 - 9. The system as recited in claim 1, wherein the instruction decoder is implemented using standard logic cells, and shares a common semiconductor substrate with the microprocessor within an integrated circuit.
 - 10. A method for parsing a sequence of N words into a unique combination of single-word and double-word instructions, comprising:
- detecting occurrences of a marker bit pattern present in the op code of each of the double-word instructions and absent from any of the single-word instructions;
- creating a binary decision tree to associate with every possible N-word

 combination of single-word and double-word instructions a corresponding unique combination of marker bit patterns; and
 - employing the binary decision tree to determine the unique combination of single-word and double-word instructions in the sequence of N words on the basis of the detected occurrences of marker bit patterns.

30

15

20

5

- 11. The method as recited in claim 10, further comprising employing an instruction decoder within a microprocessor to parse the sequence of N words into a unique combination of single-word and double-word instructions, wherein the microprocessor is adapted to execute said single-word and double-word instructions.
- 12. The method as recited in claim 11, further comprising transferring the sequence of N words from a memory to a cache in response to the microprocessor requesting a specific single-word or double-word instruction present within the sequence of N words.
- 10 13. The method as recited in claim 12, wherein each word in the sequence of N words corresponds to one of N consecutive memory addresses.
 - 14. The method as recited in claim 13, further comprising identifying the corresponding address of at least one single-word or double-word instruction within each unique combination of single-word and double-word instructions present within the sequence of N words.
 - 15. The method as recited in claim 14, further comprising identifying the corresponding address of at least one single-word or double-word instruction within a unique combination of single-word and double-word instructions present within the sequence of N words and having addresses prior to that of the instruction requested by the microprocessor.
- 16. The method as recited in claim 14, further comprising, after parsing the sequence of N words into a unique combination of single-word and double-word instructions, placing said single-word and double-word instructions into a pipeline in order to be executed by the microprocessor.

- 17. The method as recited in claim 10, further comprising including the marker bit pattern within the op code of all double-word instructions and omitting it from all single-word instructions.
- 5 18. The method as recited in claim 10, further comprising implementing the binary decision tree and marker bit pattern detection using standard logic within the microprocessor.
 - 19. A memory medium, comprising:

10

an N-word sequence of single-word and double-word instructions, wherein the op-code of the double-word instructions contain a marker bit pattern;

15

a binary decision tree, representing every possible combination of occurrences of the marker bit pattern for the N-word sequence, and identifying each combination associated with a unique sequence of single-word and double-word instructions; and

20

means for consulting the binary decision tree to determine a unique sequence of single-word and double-word instructions based on the particular combination of occurrences of the marker bit pattern in the N-word sequence.

25

20. The memory medium as recited in claim 19, wherein the N-word sequence of single-word and double-word instructions is contained within a memory coupled to a microprocessor and the binary decision tree is implemented by logic elements within the microprocessor, and wherein the microprocessor and memory occupy a monolithic substrate.

30

Page 27